

# TMUX612x ± 16.5V 低电容、低泄漏电流、 精密双路 SPST 开关

## 1 特性

- 宽电源电压范围: ±5V 至 ±16.5V (双电源) 或 10V 至 16.5V (单电源)
- 所有引脚的闩锁性都能达到 100mA, 符合 JESD78 II 类 A 级要求
- 低导通电容: 4.2pF
- 低输入泄漏: 0.5pA
- 低电荷注入: 0.51pC
- 轨至轨运行
- 低导通电阻: 120Ω
- 快速开关开启时间: 68ns
- 先断后合开关 (TMUX6123)
- SELx 引脚可连接至带集成下拉电阻器的 V<sub>DD</sub>
- 逻辑电平: 2V 至 V<sub>DD</sub>
- 低电源电流: 16μA
- 人体模型 (HBM) ESD 保护: 针对所有引脚 ±2kV 保护
- 行业标准 VSSOP 封装

## 2 应用

- 工厂自动化和工业过程控制
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 自动测试设备 (ATE)
- 数字万用表
- 电池监控系统

## 3 说明

TMUX6121、TMUX6122 和 TMUX6123 是现代化的互补金属氧化物半导体 (CMOS) 器件，具有两个独立的可选单刀单掷 (SPST) 开关。该器件在双电源 (±5V 至 ±16.5V)、单电源 (10V 至 16.5V) 或非对称电源供电时均能正常运行。所有数字输入均具有兼容晶体管到晶体管逻辑 (TTL) 的阈值，这些阈值可确保 TTL 和 CMOS 逻辑兼容性。

逻辑 1 会打开 TMUX6121 中数字控制输入上的开关。要打开 TMUX6122 中的开关，则需要逻辑 0。

TMUX6123 有一个开关的数字控制逻辑与 TMUX6121 类似，而另外一个开关上的逻辑则与之相反。

TMUX6123 具有先断后合开关，因此可用于交叉点开关应用。


TMUX6121、TMUX6122、TMUX6123 是精密开关和多路复用器器件系列的一部分。这些器件具有非常低的泄漏电流和电荷注入，因此可用于高精度测量应用。这些器件的电源电流低至 16μA，因此适于便携式应用。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TMUX6121	VSSOP (10)	3.00mm × 3.00mm
TMUX6122		
TMUX6123		

(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。

### 简化原理图



ALL SWITCHES SHOWN FOR A LOGIC 0 INPUT



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 [www.ti.com](http://www.ti.com)，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

## 目录


<b>1</b>	<b>特性</b>	<b>1</b>	8.2	Functional Block Diagram .....	17
<b>2</b>	<b>应用</b>	<b>1</b>	8.3	Feature Description.....	17
<b>3</b>	<b>说明</b>	<b>1</b>	8.4	Device Functional Modes.....	19
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	<b>9</b>	<b>Application and Implementation</b> .....	20
<b>5</b>	<b>Pin Configuration and Functions</b>	<b>3</b>	9.1	Application Information.....	20
<b>6</b>	<b>Specifications</b>	<b>4</b>	9.2	Typical Application .....	20
6.1	Absolute Maximum Ratings .....	4	<b>10</b>	<b>Power Supply Recommendations</b> .....	22
6.2	ESD Ratings.....	4	<b>11</b>	<b>Layout</b> .....	23
6.3	Thermal Information .....	4	11.1	Layout Guidelines .....	23
6.4	Recommended Operating Conditions .....	4	11.2	Layout Example .....	23
6.5	Electrical Characteristics (Dual Supplies: $\pm 15$ V) .....	5	<b>12</b>	<b>器件和文档支持</b> .....	24
6.6	Switching Characteristics (Dual Supplies: $\pm 15$ V).....	6	12.1	文档支持 .....	24
6.7	Electrical Characteristics (Single Supply: 12 V).....	6	12.2	相关链接 .....	24
6.8	Switching Characteristics (Single Supply: 12 V).....	7	12.3	接收文档更新通知 .....	24
6.9	Typical Characteristics .....	8	12.4	社区资源 .....	24
<b>7</b>	<b>Parameter Measurement Information</b> .....	<b>11</b>	12.5	商标 .....	24
7.1	Truth Tables .....	11	12.6	静电放电警告 .....	24
<b>8</b>	<b>Detailed Description</b> .....	<b>12</b>	12.7	术语表 .....	24
8.1	Overview .....	12	<b>13</b>	<b>机械、封装和可订购信息</b> .....	24

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2018 年 12 月	*	初始发行版。

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
SEL1	1	I	Logic control input 1.
S1	2	I/O	Source pin 1. Can be an input or output.
D1	3	I/O	Drain pin 1. Can be an input or output.
D2	4	I/O	Drain pin 2. Can be an input or output.
S2	5	I/O	Source pin 2. Can be an input or output.
V <sub>SS</sub>	6	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V <sub>SS</sub> and GND.
NC	7	No Connect	No internal connection.
GND	8	P	Ground (0 V) reference.
V <sub>DD</sub>	9	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between V <sub>DD</sub> and GND.
SEL2	10	I	Logic control input 2.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub> to V <sub>SS</sub>	Supply voltage		36	V
V <sub>DD</sub> to GND		-0.3	18	V
V <sub>SS</sub> to GND		-18	0.3	V
V <sub>DIG</sub>	Digital input pin (SEL1, SEL2) voltage	GND -0.3	V <sub>DD</sub> +0.3	V
I <sub>DIG</sub>	Digital input pin (SEL1, SEL2) current	-30	30	mA
V <sub>ANA_IN</sub>	Analog input pin (Sx) voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
I <sub>ANA_IN</sub>	Analog input pin (Sx) current	-30	30	mA
V <sub>ANA_OUT</sub>	Analog output pin (Dx) voltage	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
I <sub>ANA_OUT</sub>	Analog output pin (Dx) current	-30	30	mA
T <sub>A</sub>	Ambient temperature	-55	140	°C
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TMUX6121/ TMUX6122/ TMUX6123	UNIT
		DGS (VSSOP)	
		10 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	180.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	66.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	103.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	11.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	101.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub> to V <sub>SS</sub> <sup>(1)</sup>	Power supply voltage differential	10	33	V	
V <sub>DD</sub> to GND	Positive power supply voltage (single supply, V <sub>SS</sub> = 0 V)	10	16.5	V	
V <sub>DD</sub> to GND	Positive power supply voltage (dual supply)	5	16.5	V	
V <sub>SS</sub> to GND	Negative power supply voltage (dual supply)	-16.5	-5	V	

- (1) V<sub>DD</sub> and V<sub>SS</sub> can be any value as long as 10 V ≤ (V<sub>DD</sub> – V<sub>SS</sub>) ≤ 33 V.

## Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_S$	Source pins voltage <sup>(2)</sup>	$V_{SS}$	$V_{DD}$	V	V
$V_D$	Drain pin voltage	$V_{SS}$	$V_{DD}$	V	V
$V_{SEL}$	Select pin (SEL1, SEL2) voltage	$V_{SS}$	$V_{DD}$	V	V
$I_{CH}$	Channel current ( $T_A = 25^\circ\text{C}$ )	-25	25	mA	mA
$T_A$	Ambient temperature	-40	125	°C	°C

(2)  $V_S$  is the voltage on both S pins.

## 6.5 Electrical Characteristics (Dual Supplies: ±15 V)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15$  V, and  $V_{SS} = -15$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>ANALOG SWITCH</b>							
$V_A$	Analog signal range	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{SS}$	$V_{DD}$	V	V
$R_{ON}$	On-resistance	$V_S = 0$ V, $I_S = 1$ mA		120	135	$\Omega$	
		$V_S = \pm 10$ V, $I_S = 1$ mA		140	165	$\Omega$	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	210	$\Omega$		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	245	$\Omega$		
$\Delta R_{ON}$	On-resistance mismatch between channels	$V_S = \pm 10$ V, $I_S = 1$ mA		2.4	6	$\Omega$	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	9	$\Omega$		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	11	$\Omega$		
$R_{ON\_FLAT}$	On-resistance flatness	$V_S = -10$ V, 0 V, $+10$ V, $I_S = 1$ mA		22	45	$\Omega$	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	47	$\Omega$		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	49	$\Omega$		
$R_{ON\_DRIFT}$	On-resistance drift	$V_S = 0$ V		0.5		%/ $^\circ\text{C}$	
$I_{S(OFF)}$	Source off leakage current <sup>(1)</sup>	$V_S = +10$ V/ $-10$ V, $V_D = -10$ V/ $+10$ V		-0.02	0.005	0.02	nA
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.12	0.05	nA	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-1	0.2	nA	
$I_{D(OFF)}$	Drain off leakage current <sup>(1)</sup>	$V_S = +10$ V/ $-10$ V, $V_D = -10$ V/ $+10$ V		-0.02	0.005	0.02	nA
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.12	0.05	nA	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-1	0.2	nA	
$I_{D(ON)}$	Drain on leakage current	$V_S = +10$ V/ $-10$ V, $V_D = -10$ V/ $+10$ V		-0.04	0.01	0.04	nA
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.25	0.1	nA	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-1.8	0.4	nA	
<b>DIGITAL INPUT (EN, Ax pins)</b>							
$V_{IH}$	Logic voltage high			2		V	
$V_{IL}$	Logic voltage low				0.8	V	
$R_{PD(IN)}$	Pull-down resistance on INx pins			6		$M\Omega$	
<b>POWER SUPPLY</b>							
$I_{DD}$	$V_{DD}$ supply current	$V_A = 0$ V or $3.3$ V, $V_S = 0$ V		16	21	$\mu\text{A}$	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		22	$\mu\text{A}$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		23	$\mu\text{A}$	
$I_{SS}$	$V_{SS}$ supply current	$V_A = 0$ V or $3.3$ V, $V_S = 0$ V		7	10	$\mu\text{A}$	
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		11	$\mu\text{A}$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		12	$\mu\text{A}$	

(1) When  $V_S$  is positive,  $V_D$  is negative, and vice versa.

## 6.6 Switching Characteristics (Dual Supplies: $\pm 15$ V)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15$  V, and  $V_{SS} = -15$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{ON}$	Switch turn-on time	$V_S = \pm 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$		68	86	ns
		$V_S = \pm 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			110	ns
		$V_S = \pm 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			121	ns
$t_{OFF}$	Switch turn-off time	$V_S = \pm 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$		57	76	ns
		$V_S = \pm 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			82	ns
		$V_S = \pm 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			85	ns
$t_{BBM}$	Break-before-make time delay (TMUX6123 Only)	$V_S = 10$ V, $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ , $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	20	40		ns
$Q_J$	Charge injection	$V_S = 0$ V, $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$		0.51		pC
$O_{ISO}$	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$		-85		dB
$X_{TALK}$	Channel-to-channel crosstalk	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$		-110		dB
$I_L$	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$		-7.7		dB
ACPSRR	AC Power Supply Rejection Ratio	$R_L = 10 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , $V_{PP} = 0.62$ V on $V_{DD}$ , $f = 1 \text{ MHz}$		-61		dB
		$R_L = 10 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , $V_{PP} = 0.62$ V on $V_{SS}$ , $f = 1 \text{ MHz}$		-61		dB
BW	-3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$		630		MHz
THD	Total harmonic distortion + noise	$R_L = 10 \text{k}\Omega$ , $C_L = 5 \text{ pF}$ , $f = 20\text{Hz}$ to $20\text{kHz}$		0.08		%
$C_{IN}$	Digital input capacitance	$V_{SELx} = 0$ V or $V_{DD}$		1.2		pF
$C_{S(OFF)}$	Source off-capacitance	$V_S = 0$ V, $f = 1 \text{ MHz}$		1.9	2.5	pF
$C_{D(OFF)}$	Drain off-capacitance	$V_S = 0$ V, $f = 1 \text{ MHz}$		2.2	2.6	pF
$C_{S(ON)}$ , $C_{D(ON)}$	Source and drain on-capacitance	$V_S = 0$ V, $f = 1 \text{ MHz}$		4.2	5	pF

## 6.7 Electrical Characteristics (Single Supply: 12 V)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 12$  V, and  $V_{SS} = 0$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG SWITCH</b>						
$V_A$	Analog signal range	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$V_{SS}$	$V_{DD}$	V
$R_{ON}$	On-resistance	$V_S = 10$ V, $I_S = 1 \text{ mA}$		230	265	$\Omega$
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		355	$\Omega$
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		405	$\Omega$
$\Delta R_{ON}$	On-resistance mismatch between channels	$V_S = 10$ V, $I_S = 1 \text{ mA}$		1	9	$\Omega$
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		12	$\Omega$
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		14	$\Omega$
$R_{ON\_DRIFT}$	On-resistance drift	$V_S = 0$ V		0.48		$^{\circ}/\text{C}$
$I_{S(OFF)}$	Source off leakage current <sup>(1)</sup>	Switch state is off, $V_S = 10$ V / 1 V, $V_D = 1$ V / 10 V		-0.02	0.005	0.02
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.08		nA
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.75		nA
$I_{D(OFF)}$	Drain off leakage current <sup>(1)</sup>	Switch state is off, $V_S = 10$ V / 1 V, $V_D = 1$ V / 10 V		-0.02	0.005	nA
			$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	-0.08		nA
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	-0.75		nA

(1) When  $V_S$  is positive,  $V_D$  is negative, and vice versa.

## Electrical Characteristics (Single Supply: 12 V) (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 12 \text{ V}$ , and  $V_{SS} = 0 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{D(ON)}$	Drain on leakage current	Switch state is on, $V_S = \text{floating}$ , $V_D = 1 \text{ V}/10 \text{ V}$	-0.04	0.01	0.04	nA
			$T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$	-0.16	0.08	nA
			$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	-1.5	0.25	nA
<b>DIGITAL INPUT (EN, Ax pins)</b>						
$V_{IH}$	Logic voltage high			2		V
$V_{IL}$	Logic voltage low				0.8	V
$R_{PD(IN)}$	Pull-down resistance on INx pins			6		MΩ
<b>POWER SUPPLY</b>						
$I_{DD}$	$V_{DD}$ supply current	$V_A = 0 \text{ V or } 3.3 \text{ V}, V_S = 0 \text{ V}$	$V_A = 0 \text{ V or } 3.3 \text{ V}, V_S = 0 \text{ V}$	11	14	μA
			$V_A = 0 \text{ V or } 3.3 \text{ V}, V_S = 0 \text{ V}$		16	μA
			$V_A = 0 \text{ V or } 3.3 \text{ V}, V_S = 0 \text{ V}$		17	μA

## 6.8 Switching Characteristics (Single Supply: 12 V)

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 12 \text{ V}$ , and  $V_{SS} = 0 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$t_{ON}$	Switch turn-on time	$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}$		74	82	ns	
		$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}, T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			89	ns	
		$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}, T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$			93	ns	
$t_{OFF}$	Switch turn-off time	$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}$		56	75	ns	
		$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}, T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$			83	ns	
		$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}, T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$			85	ns	
$t_{BBM}$	Break-before-make time delay (TMUX6123 only)	$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}, T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$	20	37		ns	
$Q_J$	Charge injection	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$			0.14	pC	
$O_{ISO}$	Off-isolation	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$			-85	dB	
$X_{TALK}$	Channel-to-channel crosstalk	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$			-115	dB	
$I_L$	Insertion loss	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$			-15	dB	
ACPSRR	AC Power Supply Rejection Ratio	$R_L = 10 \text{ k}\Omega, C_L = 5 \text{ pF}, V_{PP} = 0.62 \text{ V}, f = 1 \text{ MHz}$			-61	dB	
BW	-3dB Bandwidth	$R_L = 50 \Omega, C_L = 5 \text{ pF}$			500	MHz	
$C_{IN}$	Digital input capacitance	$V_{IN} = 0 \text{ V or } V_{DD}$			1.3	pF	
$C_{S(OFF)}$	Source off-capacitance	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$			2.2	2.8	pF
$C_{D(OFF)}$	Drain off-capacitance	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$			2.5	2.8	pF
$C_{S(ON)}, C_{D(ON)}$	Source and drain on-capacitance	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$			4.8	6.1	pF

## 6.9 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15 \text{ V}$ , and  $V_{SS} = -15 \text{ V}$  (unless otherwise noted)




图 1. On-Resistance vs Source or Drain Voltage




图 2. On-Resistance vs Source or Drain Voltage




图 3. On-Resistance vs Source or Drain Voltage




图 4. On-Resistance vs Source or Drain Voltage




图 5. Leakage Current vs Temperature






图 6. Leakage Current vs Temperature


## Typical Characteristics (接下页)




**图 7. Charge Injection vs Source Voltage**




**图 8. Charge Injection vs Drain Voltage**



**图 9. Turn-On and Turn-Off Times vs Temperature**




**图 10. Off Isolation vs Frequency**



$V_{DD} = 15V, V_{SS} = -15V, T_A = 25^\circ C$

**图 11. Crosstalk vs Frequency**



**图 12. THD+N vs Frequency**

## Typical Characteristics (接下页)




图 13. On Response vs Frequency




图 14. ACPSRR vs Frequency




图 15. Capacitance vs Source Voltage




图 16. Capacitance vs Source Voltage

## 7 Parameter Measurement Information

### 7.1 Truth Tables

表 1, 表 2, and 表 3 show the truth tables for the TMUX6121, TMUX6122, and TMUX6123, respectively

表 1. TMUX6121 Truth Table

SELx	STATE
0	All Switch OFF
1	All Switch ON

表 2. TMUX6122 Truth Table

SELx	STATE
0	All Switch ON
1	All Switch OFF

表 3. TMUX6123 Truth Table

SELx	STATE
0	Switch 1 OFF Switch 2 ON
1	Switch 1 ON Switch 2 OFF


## 8 Detailed Description

### 8.1 Overview

The TMUX6121, TMUX6122, and TMUX6123 are 2-channel single-pole/ single-throw (SPDT) switches that support dual supplies ( $\pm 5$  V to  $\pm 16.5$  V) or single supply (10 V to 16.5 V) operation. Each channel of the switch is turned on or turned off based on the state of its corresponding SELx pin. The [Functional Block Diagram](#) section provides a top-level block diagram of the switches.

#### 8.1.1 On-Resistance

The on-resistance of the TMUX6121, TMUX6122, and TMUX6123 is the ohmic resistance across the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in [图 17](#). Voltage (V) and current ( $I_{CH}$ ) are measured using this setup, and  $R_{ON}$  is computed as shown in [公式 1](#):



**图 17. On-Resistance Measurement Setup**

$$R_{ON} = V / I_{CH} \quad (1)$$

#### 8.1.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

1. Source off-leakage current
2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

The setup used to measure both off-leakage currents is shown in [图 18](#)




**图 18. Off-Leakage Measurement Setup**

## Overview (接下页)

### 8.1.3 On-Leakage Current

On-leakage current is defined as the leakage current that flows into or out of the drain pin when the switch is in the on state. The source pin is left floating during the measurement. 图 19 shows the circuit used for measuring the on-leakage current, denoted by  $I_{D(ON)}$ .




**图 19. On-Leakage Measurement Setup**

### 8.1.4 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the TMUX6121, TMUX6122, and TMUX6123 to rise to a 90% final value after the SELx signal has risen (for NO switches) or fallen (for NC switches) to a 50% final value. 图 20 shows the setup used to measure turn-on time. Turn-on time is denoted by the symbol  $t_{ON}$ .

Turn off time is defined as the time taken by the output of the TMUX6121, TMUX6122, and TMUX6123 to fall to a 10% initial value after the SELx signal has fallen (for NO switches) or risen (for NC switches) to a 50% initial value. 图 20 shows the setup used to measure turn-off time. Turn-off time is denoted by the symbol  $t_{OFF}$ .



**图 20. Transition-Time Measurement Setup**

## Overview (接下页)

### 8.1.5 Break-Before-Make Delay

The break-before-make delay is a safety feature of the TMUX6123 switch. The TMUX6123's ON switches first break the connection before the OFF switches make connection. The time delay between the break and the make is known as break-before-make delay. 图 21 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{BBM}$ .




图 21. Break-Before-Make Delay Measurement Setup

### 8.1.6 Charge Injection

The TMUX6121, TMUX6122, and TMUX6123 have a simple transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_{INJ}$ . 图 22 shows the setup used to measure charge injection.





图 22. Charge-Injection Measurement Setup

### 8.1.7 Off Isolation

Off isolation is defined as the voltage at the drain pin (Dx) of the TMUX6121, TMUX6122, and TMUX6123 when a  $1-V_{RMS}$  signal is applied to the source pin (Sx) of an OFF switch. 图 23 shows the setup used to measure off isolation. Use 公式 2 to compute off isolation.

## Overview (接下页)




**图 23. Off Isolation Measurement Setup**

$$\text{Off Isolation} = 20 \cdot \log\left(\frac{V_{\text{OUT}}}{V_s}\right) \quad (2)$$

### 8.1.8 Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is defined as the voltage at the source pin (Sx) of an off-channel, when a 1-V<sub>RMS</sub> signal is applied at the source pin (Sx) of an on-channel. 图 24 shows the setup used to measure, and 公式 3 is the equation used to compute, channel-to-channel crosstalk.



**图 24. Channel-to-Channel Crosstalk Measurement Setup**

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \log\left(\frac{V_{\text{OUT}}}{V_s}\right) \quad (3)$$

### 8.1.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the TMUX6121, TMUX6122, and TMUX6123. 图 25 shows the setup used to measure bandwidth of the switch. Use 公式 4 to compute the attenuation.

## Overview (接下页)




图 25. Bandwidth Measurement Setup

$$\text{Attenuation} = 20 \cdot \log\left(\frac{V_2}{V_1}\right) \quad (4)$$

### 8.1.10 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the TMUX6121, TMUX6122, and TMUX6123 varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. 图 26 shows the setup used to measure THD+N of the TMUX6121, TMUX6122, and TMUX6123.





图 26. THD+N Measurement Setup

### 8.1.11 AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR. 图 27 shows the setup used to measure ACPSRR of the TMUX6121, TMUX6122, and TMUX6123.


## Overview (接下页)



**图 27. AC PSRR Measurement Setup**

The *Functional Block Diagram* section provides a top-level block diagram of the TMUX6121, TMUX6122, and TMUX6123. The devices are 2-channel, single-ended, analog switches. Each channel is turned on or turned off based on the state of the address lines and enable pin.

## 8.2 Functional Block Diagram



ALL SWITCHES SHOWN FOR A LOGIC 0 INPUT

## 8.3 Feature Description

### 8.3.1 Ultralow Leakage Current

The TMUX6121, TMUX6122, and TMUX6123 provide extremely low on- and off-leakage currents. The devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultralow leakage currents. 图 28 shows typical leakage currents of the devices versus temperature.

## Feature Description (接下页)




图 28. Leakage Current vs Temperature

### 8.3.2 Ultralow Charge Injection

The TMUX6121 is implemented with simple transmission gate topology, as shown in 图 29. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.





图 29. Transmission Gate Topology

## Feature Description (接下页)

The devices utilize special charge-injection cancellation circuitry that reduces the source (Sx)-to-drain (Dx) charge injection to as low as 0.51 pC at VS = 0 V, as shown in [图 30](#).



**图 30. Source-to-Drain Charge Injection vs Source or Drain Voltage**

### 8.3.3 Bidirectional and Rail-to-Rail Operation

The TMUX6121, TMUX6122, and TMUX6123 conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel of the switches has very similar characteristics in both directions. The input signal to the devices swings from V<sub>SS</sub> to V<sub>DD</sub> without any significant degradation in performance. The on resistance of these devices varies with input signal.

## 8.4 Device Functional Modes

Each channel of the TMUX6121, TMUX6122, and TMUX6123 is turned on or turned off based on the state of its corresponding SELx pin. The SELx pins are weakly pulled-down through an internal 6 MΩ resistor, allowing the switches to stay in a determined state when power is applied to the devices. The SELx pins can be connected to V<sub>DD</sub>.

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TMUX6121, TMUX6122, and TMUX6123 offer outstanding input/output leakage currents and ultralow charge injection. These devices operate up to 33 (dual supply) or 16.5V (single supply), and offer true rail-to-rail input and output. The on-capacitance of the TMUX6121, TMUX6122, and TMUX6123 is low. These features makes the TMUX6121, TMUX6122, and TMUX6123 a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

### 9.2 Typical Application

One useful application to take advantage of TMUX6121, TMUX6122, and TMUX6123's precision performance is the sample and hold circuit. A sample and hold circuit can be useful for an analog to digital converter (ADC) to sample a varying input voltage with improved reliability and stability. It can also be used to store the output samples from a single digital-to-analog converter (DAC) in a multi-output application. A simple sample and hold circuit can be realized using an analog switch like one of the TMUX6121, TMUX6122, and TMUX6123 analog switches.




图 31. A Sample and Hold Circuit Realized Using the TMUX611x Analog Switch

## Typical Application (接下页)

### 9.2.1 Design Requirements

The purpose of this precision design is to implement an optimized 2-output sample and hold circuit using a 4-channel SPST switch. The sample and hold circuit needs to be capable of supporting high voltage output swing up to  $\pm 15V$  with minimized pedestal error and fast settling time. The overall system block diagram is illustrated in [图 31](#).

### 9.2.2 Detailed Design Procedure

The TMUX6121, TMUX6122, or TMUX6123 switch is used in conjunction with the voltage holding capacitors ( $C_H$ ) to implement the sample and hold circuit. The basic operation is:


1. When the switch SW2 is closed, it samples the input voltage and charges the holding capacitors ( $C_H$ ) to the input voltages values.
2. When the switch SW2 is open, the holding capacitors ( $C_H$ ) holds its previous value, maintaining stable voltage at the amplifier output ( $V_{OUT}$ )

Ideally, the switch delivers only the input signals to the holding capacitors. However, when the switch gets toggled, some amount of charge also gets transferred to the switch output in the form of charge injection, resulting slight sampling error. The TMUX6121, TMUX6122, and TMUX6123 switches have excellent charge injection performance of only 0.51 pC, making them ideal choices for this implementation to minimize sampling error. Due to switch and capacitor leakage current, the voltage on the hold capacitors droops with time. The TMUX6121, TMUX6122, and TMUX6123 minimize the droops due to its ultra-low leakage performance. At 25°C, the TMUX6111, TMUX6112, and TMUX6113 have extremely tiny leakage current at 0.5pA typical and 20pA max. The TMUX6121, TMUX6122, and TMUX6123 devices also support high voltage capability. The devices support up to  $\pm 16.5$  V dual supply operation, making it an ideal solution in this high voltage sample and hold application.

A second switch SW1 is also included to operate in parallel with SW2 to reduce pedestal error during switch toggling. Because both switches are driven at the same potential, they act as common-mode signal to the op-amp, thereby minimizing the charge injection effects caused by the switch toggling action. Compensation network consisting of  $R_C$  and CC is also added to further reduce the pedestal error, whiling reducing the hold-time glitch and improving the settling time of the circuit.

### 9.2.3 Application Curve

TMUX6121, TMUX6122, and TMUX6123 have excellent charge injection performance of only 0.51 pC (typical), making them ideal choices to minimize sampling error for the sample and hold application. [图 32](#) shows the plot for the charge injection vs. source input voltage for TMUX6121, TMUX6122, and TMUX6123.




**图 32. Charge injection vs. Source Voltage for TMUX6121, TMUX6122 and TMUX6123**

## 10 Power Supply Recommendations

The TMUX6121, TMUX6122, and TMUX6123 operate across a wide supply range of  $\pm 5$  V to  $\pm 16.5$  V (10 V to 16.5 V in single-supply mode). They also perform well with asymmetrical supplies such as  $V_{DD} = 12$  V and  $V_{SS} = -5$  V. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the  $V_{DD}$  and  $V_{SS}$  pins to ground. Always ensure the ground (GND) connection is established before supplies are ramped. As a best practice, it is recommended to ramp  $V_{SS}$  first before  $V_{DD}$  in dual or asymmetrical supply applications.

The on-resistance of the TMUX6121, TMUX6122, and TMUX6123 varies with supply voltage, as illustrated in [图 33](#)



**图 33. On-Resistance Variation With Supply and Input Voltage**

## 11 Layout

### 11.1 Layout Guidelines

图 34 illustrates an example of a PCB layout with the TMUX6121, TMUX6122, and TMUX6123.

Some key considerations are:

1. Decouple the  $V_{DD}$  and  $V_{SS}$  pins with a  $0.1\text{-}\mu\text{F}$  capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the  $V_{DD}$  and  $V_{SS}$  supplies.
2. Keep the input lines as short as possible.
3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

### 11.2 Layout Example




图 34. TMUX6121 Layout Example

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

- 《采用 e-trim™ 技术的 OPAX192 36V、精密、轨到轨输入/输出、低偏移电压、低输入偏置电流运算放大器》(SBOS620E)

### 12.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

表 4. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
TMUX6121	<a href="#">请单击此处</a>				
TMUX6122	<a href="#">请单击此处</a>				
TMUX6123	<a href="#">请单击此处</a>				

### 12.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 12.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.6 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

### 12.7 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX6121DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1Q16	<span style="background-color: red; color: white;">Samples</span>
TMUX6122DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1Q26	<span style="background-color: red; color: white;">Samples</span>
TMUX6123DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1Q36	<span style="background-color: red; color: white;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

## PACKAGE OPTION ADDENDUM


10-Dec-2020

---


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX6121DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX6122DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX6123DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX6121DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX6122DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX6123DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0


# PACKAGE OUTLINE

DGS0010A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-187, variation BA.

# EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司