











ZHCSJ81C-FEBRUARY 2003-REVISED DECEMBER 2018

# SN74CB3T3125 四通道 FET 总线开关 2.5V、3.3V 低压总线开关,带可耐受 5V 电压的电平转换器

## 1 特性

- 输出电压转换跟踪 Vcc
- 所有数据 I/O 端口均支持混合模式信号运行
  - 5V 输入降至 3.3V 输出电平位移, V<sub>CC</sub> 为 3.3V
  - 5V/3.3V 输入降至 2.5V 输出电平位移, V<sub>CC</sub> 为 2.5V
- 支持器件加电与断电的 5V 耐压 I/O
- 具有接近零传播延迟的双向数据流
- 低导通状态电阻 (r<sub>on</sub>) 特性 (r<sub>on</sub> = 5Ω 典型)
- 低输入/输出电容可减小负载 (C<sub>io(OFF)</sub> = 4.5pF 典型)
- 数据与控制输入提供下冲钳位二极管
- 低功耗(I<sub>CC</sub> = 20μA 最大值)
- 2.3V 至 3.6V 的 V<sub>CC</sub> 工作电压范围
- 数据 I/O 支持 0V 至 5V 信号电平(0.8V、1.2V、 1.5V、1.8V、2.5V、3.3V、5V)
- 控制输入可由 TTL 或 5V/3.3V CMOS 输出驱动
- I<sub>off</sub> 支持局部断电模式运行
- 闩锁性能超过 250mA, 符合 JESD 17 规范
- 静电放电 (ESD) 性能测试符合 JESD 22 规范
  - 2000V 人体放电模式 (A114-B, II 类)
  - 1000V 充电器件模型 (C101)

## 2 应用

- 支持数字应用:电平转换、USB接口、总线隔离
- 低功耗便携式设备的理想选择

#### 3 说明

SN74CB3T3125 是一种具备低导通状态电阻  $(r_{on})$  的高速 TTL 兼容型 FET 总线开关,可实现最短传播延迟。该器件提供可跟踪  $V_{CC}$  的电压转换,能够在所有数据 I/O 端口上全面支持混合模式信号运行。

SN74CB3T3125 支持使用 5V TTL, 3.3V

LVTTL, 2.5V CMOS 转换标准以及用户定义转换水平的系统(参阅典型直流电压转换特性)。

SN74CB3T3125 被划分为四个 1 位总线开关,各自具备输出使能(1OE、2OE、3OE、4OE)输入。可以作为四个 1 位总线开关或者一个 4 位总线开关。OE 为低时,相关 1 位总线开关打开,A 端口连接至 B 端口,可在两个端口之间实现双向数据流。OE 为高时,相关 1 位总线开关关闭,A、B 端口存在高阻抗状态。

该器件完全 适用于 使用 I<sub>off</sub> 的局部断电应用。I<sub>off</sub> 特性确保在关断时防止损坏电流通过器件回流。该器件可在关断时提供隔离。


为了确保加电或断电期间的高阻抗状态,**OE** 应通过一个上拉电阻器被连接至 V<sub>CC</sub>; 该电阻器的最小值由驱动器的电流吸入能力来决定。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)	
	VQFN – RGY (14)	3.50mm x 3.50mm	
SN74CB3T3125	TSSOP - PW (14)	5.00mm x 4.40mm	
	TVSOP - DGV (14)	3.60mm x 4.40mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

## 典型直流电压转换特性



If the input high voltage ( $V_{IH}$ ) level is greater than or equal to  $V_{CC} + 1 V$ , and less than or equal to 5.5 V, the output high voltage ( $V_{OH}$ ) level will be equal to approximately the  $V_{CC}$  voltage level.



1 7.
714
バ

1	特性1	8.3 Feature Descriptio	n	g
2	应用1	8.4 Device Functional		
3		9 Application and Imp	lementation	10
4	修订历史记录	9.1 Application Informa	ation	10
5	Pin Configuration and Functions	9.2 Typical Application	١	10
6	Specifications4	10 Power Supply Reco	mmendations	11
٠	6.1 Absolute Maximum Ratings	11 Layout		12
	6.2 ESD Ratings		S	
	6.3 Recommended Operating Conditions	11.2 Layout Example.		12
	6.4 Thermal Information	12 器件和文档支持		13
	6.5 Electrical Characteristics	12.1 器件支持		13
	6.6 Switching Characteristics	12.2 接收文档更新通知	I	13
	6.7 Typical Characteristics	12.3 社区资源		13
7	Parameter Measurement Information	12.4 商标		13
8	Detailed Description 8	12.5 静电放电警告		13
•	8.1 Overview 8	12.6 术语表		13
	8.2 Functional Block Diagram	13 机械、封装和可订购值	言息	13

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

# Changes from Revision B (August 2012) to Revision C

**Page** 


•	添加了应用 列表、器件信息 表、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局部分、器件和文档支持 部分以及机械、封装和可订购信息 部分
•	删除了订购信息表。
•	Changed $t_{en}$ $V_{CC}$ = 3.3 V MAX value From: 4.4 ns To: 8 ns in the <i>Switching Characteristic</i>


## Changes from Revision A (April 2009) to Revision B

Page



## 5 Pin Configuration and Functions





#### **Pin Functions**

PIN			DECODITION
NAME	NO.	I/O	DESCRIPTION
1 <del>OE</del>	1	I	Active-low enable for switch 1
1A	2	I/O	Switch 1 A terminal
1B	3	I/O	Switch 1 B terminal
2 <del>OE</del>	4	1	Active-low enable for switch 2
2A	5	I/O	Switch 2 A terminal
2B	6	I/O	Switch 2 B terminal
GND	7	-	Ground
ЗА	8	I/O	Switch 3 A terminal
3B	9	I/O	Switch 3 B terminal
3 <del>OE</del>	10	I	Active-low enable for switch 3
4A	11	I/O	Switch 4 A terminal
4B	12	I/O	Switch 4 B terminal
4 <del>OE</del>	13	I	Active-low enable for switch 4
V <sub>CC</sub>	14	-	Supply voltage pin



## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range (2)		-0.5	7	V
$V_{IN}$	Control input voltage range <sup>(2)</sup> (3)		-0.5	7	V
$V_{I/O}$	Switch I/O voltage range <sup>(2) (3) (4)</sup>	(3) (4)		7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
$I_{I/OK}$	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
$I_{I/O}$	ON-state switch current <sup>(5)</sup>			±128	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground unless otherwise specified.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process..

## 6.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
V	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7	5.5	\/
V <sub>IH</sub>	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V	
.,	$V_{CC}$ = 2.3 V to 2.7 V	0	0.7		
$V_{IL}$	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0	0.8	V
V <sub>I/O</sub>	Data input/output voltage		0	5.5	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	VQFN (RGY)	TSSOP (PW)	TVSOP (DGV)	UNIT
		14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.5	123.3	154.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.9	53.0	64.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.9	66.3	88.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.6	9.1	10.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	30.9	65.7	87.4	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	14.6	-	-	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup>  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .

<sup>5)</sup>  $I_I$  and  $I_O$  are used to denote specific conditions for  $I_{I/O}$ .

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics<sup>(1)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN TYP <sup>(2)</sup>	MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 3 V, I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>		See Figure 3 through Figure 5				
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 3.6 V to 5.5 V or GND			±10	μА
			$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$		±20	
I <sub>I</sub>		$V_{CC} = 3.6 \text{ V}$ , Switch ON, $V_{IN} = V_{CC}$ or GND	$V_{I} = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$		-40	μΑ
			$V_1 = 0 \text{ to } 0.7 \text{ V}$		±5	
I <sub>OZ</sub> (3)	$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ to } 5.5 \text{ V}, V_{I} = 0$ , Switch OFF, $V_{IN} = V_{CC}$ or GND		FF, V <sub>IN</sub> = V <sub>CC</sub> or GND		±10	μΑ
l <sub>off</sub>		$V_{CC} = 0$ , $V_{O} = 0$ to 5.5 V, $V_{I} = 0$			10	μΑ
Icc		$V_{CC} = 3.6 \text{ V}$ , $I_{I/O} = 0$ , Switch ON or OFF,	$V_I = V_{CC}$ or GND		20	
		V <sub>IN</sub> = V <sub>CC</sub> or GND	V <sub>I</sub> = 5.5 V		20	μА
Δl <sub>CC</sub> <sup>(4)</sup>	Control inputs	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V,	Other inputs at V <sub>CC</sub> or GND		300	μΑ
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$		3		pF
C <sub>io(OFF)</sub>		$V_{CC} = 3.3 \text{ V}, V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or GND, Swith}$	tch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND	4.5		pF
		V 00V 0 11 0V V V 00	$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$	4		
$C_{io(ON)}$		$V_{CC} = 3.3 \text{ V}$ , Switch ON, $V_{IN} = V_{CC}$ or GND	V <sub>I/O</sub> = GND	10		pF
(5)			I <sub>O</sub> = 24 mA	5	8	
		$V_{CC} = 2.3 \text{ V}, \text{ TYP at } V_{CC} = 2.5 \text{ V}, V_{I} = 0$	I <sub>O</sub> = 16 mA	5	8	
r <sub>on</sub> <sup>(5)</sup>			I <sub>O</sub> = 64 mA	5	7	Ω
		$V_{CC} = 3 \text{ V}, V_{I} = 0$	I <sub>O</sub> = 32 mA	5	7	

## 6.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(001F01)	MIN	MAX	MIN	MAX		
t <sub>pd</sub> <sup>(1)</sup>	A or B	B or A		0.15		0.25	ns	
t <sub>en</sub>	ŌĒ	A or B	1	8.5	1	8	ns	
t <sub>dis</sub>	ŌĒ	A or B	1	9	1	9	ns	


The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

 $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C. For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.

Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.




## 6.7 Typical Characteristics






#### 7 Parameter Measurement Information



TEST	V <sub>CC</sub>	S1	R <sub>L</sub>	V <sub>I</sub>	CL	V
t <sub>pd(s)</sub>	2.5 V $\pm$ 0.2 V	Open	500	3.6 V or GND	30 pF	
ρα(5)	3.3 V ± 0.3 V	Open	500	5.5 V or GND	50 pF	
t <sub>PLZ</sub> /t <sub>PZL</sub>	2.5 V $\pm$ 0.2 V	2 · V <sub>CC</sub>	500	GND	30 pF	0.15 V
TPLZ/TPZL	3.3 V $\pm$ 0.3 V	2 · V <sub>CC</sub>	500	GND	50 pF	0.3 V
t/t	2.5 V ± 0.2 V	Open	500	3.6 V	30 pF	0.15 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	3.3 V $\pm$ 0.3 V	Open	500	5.5 V	50 pF	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 2.5 \text{ ns.}$  the following characteristics: PRR 10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 2.5 \text{ ns.}$  the following characteristics: PRR 10 MHz,  $Z_0 = 50 \Omega$ ,  $Z_0 = 50 \Omega$ , Z
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. t<sub>PLH</sub> and t<sub>PLH</sub> are the same as t<sub>d(s)</sub>. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 6. Test Circuit and Voltage Waveforms



## 8 Detailed Description

#### 8.1 Overview

The SN74CB3T3215 device is organized as four 1-bit bus switches with separate ouput-enable (10E, 20E, 30E, and 4 OE) inputs. When OE is low, the associated 1-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 1-bit bus switch is OFF, and a high-impedance state exists between the A and B ports. This device is fully specified for partial-power-down applications using loff. The loff feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CB3T3125 device has isolation during power off. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram




Figure 7. Simplified Schematic, Each FET Switch (SW)



#### 8.3 Feature Description

The SN74CB3T3125 is ideal for low-power portable equipment. Power consumption is low by design,  $I_{CC}=20~\mu A$ , On-state resistance is low ( $r_{on}=5~\Omega$ ) It has bidirectional data flow with near zero propagation delay. The devices minimizes loading due to the low input/output capacitance  $C_{io(OFF)}=4.5~pF$  Typical. Operating VCC range from 2.3 V to 3.6 V. The output tracks VCC. Data and control inputs provide undershoot clamp diodes. Control inputs can be driven by TTL or 5-V/3.3-V CMOS outputs. It supports mixed-mode signal operation on all data I/O ports. Data I/Os support 0- to 5-V signaling levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V). The device is protected from damaging current, loff supports partial shutdown which prevents the current from flowing back through the device when it is powered down. In addition, it has 5-V tolerant I/Os with device powered up or powered down. The device is latch-up resistant with 250 mA exceeding the JESD 17 standard, providing protection from destruction due to latch-up. This device is protected against electrostatic discharge. It is tested per JESD 22 using 2000-V Human-Body Model (A114-B, Class II), and 1000-V Charged-Device Model (C101).

#### 8.4 Device Functional Modes

Table 1 lists the functional modes for the SN74CB3T3125.

Table 1. Function Table (Each Bus Switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect




Figure 8. Logic Diagram (Positive Logic)



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

This application is specifically to connect a 5-V bus to a 3.3 V device. Ideally, set VCC to 3.3 V. It is assumed that communication in this particular application is one-directional, going from the bus controller to the device.

## 9.2 Typical Application




Figure 9. Application Circuit

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Because this design is for down-translating voltage, no pull-up resistors are required.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input conditions Specified high and low levels. See (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions* Inputs are overvoltage tolerant allowing them to go as high as 7 V at any valid VCC.
- 2. Recommend output conditions Load currents should not exceed 128 mA on each channel.



## **Typical Application (continued)**

#### 9.2.3 Application Curves




Figure 10. Data Output Voltage vs Data Input Voltage

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions.

Each VCC terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled VCC, then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each VCC because the VCC pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example VCC and VDD, a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



## 11 Layout

## 11.1 Layout Guidelines

Reflections and matching are closely related to the loop antenna theory but are different enough to be discussed separately from the theory. When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 11 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

#### 11.2 Layout Example




Figure 11. Example Layout

www.ti.com.cn

### 12 器件和文档支持

#### 12.1 器件支持

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的*通知我*进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。 设计支持

#### 12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。

▲ SSD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CB3T3125DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS125	Samples
SN74CB3T3125PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS125	Samples
SN74CB3T3125PWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS125	Samples
SN74CB3T3125PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS125	Samples
SN74CB3T3125PWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS125	Samples
SN74CB3T3125RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	KS125	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



## PACKAGE OPTION ADDENDUM

10-Dec-2020


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3T3125DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CB3T3125PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74CB3T3125RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

www.ti.com 21-Dec-2018



\*All dimensions are nominal

7 til dilliolololo dio Homilia								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74CB3T3125DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0	
SN74CB3T3125PWR	TSSOP	PW	14	2000	367.0	367.0	35.0	
SN74CB3T3125RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0	



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (S-PVQFN-N14)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (S-PVQFN-N14)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



## DGV (R-PDSO-G\*\*)

## 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司