


ZHCS469-SEPTEMBER 2011

www.ti.com.cn

## 具有**I<sup>2</sup>C**接口的数字温度传感器 <sup>查询样品:</sup> TMP100-Q1, TMP101-Q1




说明

TMP100-Q1-Q1 和 TMP101-Q1 是双线、串行输出温度传感器,采用SOT23-6 封装。不要求外部组件, TMP100-Q1-Q1 和 TMP101-Q1 读取温度的分辨力为 0.0625°C。

TMP100-Q1-Q1 和 TMP101-Q1 特有 SMBus 和 I<sup>2</sup>C 兼容接口, TMP100-Q1 允许在一个总线连接上高达 8 器件。 TMP101-Q1 提供每设备高达 3 器件的SMBus报警功能。

TMP100-Q1 和 TMP101-Q1 是在多种通信、计算机、用户、环境、工业和测量仪器应用中进行拓展温度测量的最 佳选择。

TMP100-Q1 和 TMP101-Q1 的规定工作温度范围为一40℃ 至 125℃。



52



www.ti.com.cn

#### ZHCS469-SEPTEMBER 2011

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with



appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	ORDERING INFORMATION <sup>(1)</sup>						
T <sub>A</sub>	PA	CKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
40°C to 125°C		Deal of 2000	TMP100NAQDBVRQ1	PREVIEW			
–40°C to 125°C	SOT23-6 - DBV	Reel of 2000	TMP101NAQDBVRQ1	DUGQ			

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **ABSOLUTE MAXIMUM RATINGS**<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V+	Power supply			7.5	V
V <sub>I</sub> Input voltage range <sup>(2)</sup>		-0.5	7.5	V	
T <sub>A</sub>	Operating temperature range		-40	125	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
T <sub>J max</sub>	Junction temperature			150	°C
		Human Body Model		2000	N/
	ESD rating	Machine Model		200	V

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input voltage rating applies to all TMP100-Q1 and TMP101-Q1 input voltages.

## **ELECTRICAL CHARACTERISTICS**

at  $T_A = -40^{\circ}$ C to 125°C and  $V_+ = 2.7$  V to 5.5 V, unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Temperature Input					
Range		-40		125	°C
	−25°C to 85°C		±0.5	±2.0	°C
Accuracy (temperature error)	-40°C to 125°C		±1.0	±3.0	C
Resolution	Selectable		±0.0625		°C
Digital Input/Output					
High-level input logic, V <sub>IH</sub>		0.7(V+)		6.0	V
Low-level input logic, VIL		-0.5		0.3(V+)	V
Input current, I <sub>IN</sub>	$0 V \le V_{IN} \le 6 V$			1	μA
V <sub>OL</sub> SDA output logic level	I <sub>OL</sub> = 3mA	0	0.15	0.4	V
V <sub>OL</sub> ALERT output logic level	$I_{OL} = 4mA$	0	0.15	0.4	V
Resolution	Selectable		9 to 12		Bits
	9-Bit		40	75	
Conversion time	10-Bit		80	150	
Conversion time	11-Bit		160	300	ms
	12-Bit		320	600	



### ZHCS469-SEPTEMBER 2011

## ELECTRICAL CHARACTERISTICS (continued)


at  $T_A = -40^{\circ}C$  to  $125^{\circ}C$  and  $V_+ = 2.7$  V to 5.5 V, unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	9-Bit		25		
Conversion ante	10-Bit		12		- /-
Conversion rate	11-Bit		6		s/s
	12-Bit		3		
Power Supply					
Operating range		2.7		5.5	V
	Serial bus inactive		45	75 IIA	
Quiescent current, I <sub>Q</sub>	Serial bus active, SCL frequency = 400 kHz		70		μA
	Serial bus active, SCL frequency = 3.4 MHz		150		
	Serial bus inactive		0.1	1	
Shutdown Current, I <sub>SD</sub>	Serial bus active, SCL frequency = 400 kHz		20		μA
	Serial bus active, SCL frequency = 3.4 MHz		100		
Temperature Range					
Specified range		-40		125	°C
Storage range		-60		150	°C
Thermal resistance, θJ <sub>A</sub>	SOT23-6 surface-mount		200		°C/W

ZHCS469-SEPTEMBER 2011

TEXAS INSTRUMENTS

www.ti.com.cn



20

0 Ľ 10k

FAST MODE

100k

SCL Frequency (Hz) Figure 5.

### **TYPICAL CHARACTERISTICS**

at  $T_A = 25^{\circ}C$  and  $V_+ = 5.0$  V, unless otherwise noted.

Hs MODE

10M

1M



ZHCS469-SEPTEMBER 2011

### **APPLICATION INFORMATION**

The TMP100-Q1 and TMP101-Q1 are digital temperature sensors optimal for thermal management and thermal protection applications. The TMP100-Q1 and TMP101-Q1 are  $I^2C$  and SMBus interface-compatible and are specified over a temperature range of  $-40^{\circ}C$  to  $125^{\circ}C$ .

The TMP100-Q1 and TMP101-Q1 require no external components for operation except for pull-up resistors on SCL, SDA, and ALERT, although a  $0.1\mu$ F bypass capacitor is recommended, as shown in Figure 6 and Figure 72.




Figure 6. Typical Connections of the TMP101-Q1




Figure 7. Typical Connections of the TMP100-Q1

The die flag of the lead frame is connected to pin 2. The sensing device of the TMP100-Q1 and TMP101-Q1 is the chip itself. Thermal paths run through the package leads as well as the plastic package. The lower thermal resistance of metal causes the leads to provide the primary thermal path. The GND pin of the TMP100-Q1 or TMP101-Q1 is directly connected to the metal lead frame, and is the best choice for thermal input.


To maintain the accuracy in applications requiring air or surface temperature measurement, care should be taken to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive will assist in achieving accurate surface temperature measurement.



#### ZHCS469-SEPTEMBER 2011

### **POINTER REGISTER**

Figure 8 shows the internal register structure of the TMP100-Q1 and TMP101-Q1. The 8-bit Pointer Register of the TMP100-Q1 and TMP101-Q1 is used to address a given data register. The Pointer Register uses the two LSBs to identify which of the data registers should respond to a read or write command. Table 1 identifies the bits of the Pointer Register byte. Table 2 describes the pointer address of the registers available in the TMP100-Q1 and TMP101-Q1. Power-up Reset value of P1/P0 is 00.



### Figure 8. Internal Register Structure of the TMP100-Q1 and TMP101-Q1

### Table 1. Pointer Register Type

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Regist	er Bits

# Table 2. Pointer Addresses of the TMP100-Q1 and TMP101-Q1 Registers

P1	P0	REGISTER
0	0	Temperature Register (READ Only)
0	1	Configuration Register (READ/WRITE)
1 0 T <sub>LOW</sub> Register (READ/WRITE)		
1	1	T <sub>HIGH</sub> Register (READ/WRITE)

### **TEMPERATURE REGISTER**

The Temperature Register of the TMP100-Q1 or TMP101-Q1 is a 12-bit read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data and are described in Table 3 and Table 4. The first 12 bits are used to indicate temperature with all remaining bits equal to zero. Data format for temperature is summarized in Table 5. Following power-up or reset, the Temperature Register will read 0°C until the first conversion is complete.

				•		•		
D7	D6	D5	D4	D3	D2	D1	D0	
T11	T10	Т9	T8	T7	T6	T5	T4	

### Table 3. Byte 1 of Temperature Register

TMP100-Q1

www.ti.com.cn

### Table 4. Byte 2 of Temperature Register

		-		-		-	
D7	D6	D5	D4	D3	D2	D1	D0
Т3	T2	T1	Т0	0	0	0	0

TEMPERATURE (°C)	DIGITAL OUTPUT (BINARY)	HEX
128	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
80	0101 0000 0000	500
75	0100 1011 0000	4B0
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0.0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-55	1100 1001 0000	C90
-128	1000 0000 0000	800

### **Table 5. Temperature Data Format**

The user can obtain 9, 10, 11, or 12 bits of resolution by addressing the Configuration Register and setting the resolution bits accordingly. For 9-, 10-, or 11-bit resolution, the most significant bits in the Temperature Register are used with the unused LSBs set to zero.

### CONFIGURATION REGISTER

The Configuration Register is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Read/write operations are performed MSB first. The format of the Configuration Register for the TMP100-Q1 and TMP101-Q1 is shown in Table 6, followed by a breakdown of the register bits. The power-up/reset value of the Configuration Register is all bits equal to 0. The OS/ALERT bit will read as 1 after power-up/reset.

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	OS/ ALERT	R1	R0	F1	F0	POL	ТМ	SD

	Table 6.	Configuration	Register	Format
--	----------	---------------	----------	--------

### SHUTDOWN MODE (SD)

The Shutdown Mode of the TMP100-Q1 and TMP101-Q1 allows the user to save maximum power by shutting down all device circuitry other than the serial interface, which reduces current consumption to less than 1 $\mu$ A. For the TMP100-Q1 and TMP101-Q1, Shutdown Mode is enabled when the SD bit is 1. The device will shutdown once the current conversion is completed. For SD equal to 0, the device will maintain continuous conversion.

### THERMOSTAT MODE (TM)

The Thermostat Mode bit of the TMP101-Q1 indicates to the device whether to operate in Comparator Mode (TM = 0) or Interrupt Mode (TM = 1). For more information on comparator and interrupt modes, see the HIGH and LOW Limit Registers section.

### POLARITY (POL)

The Polarity Bit of the TMP101-Q1 allows the user to adjust the polarity of the ALERT pin output. If POL = 0, the ALERT pin will be active LOW, as shown in Figure 9. For POL = 1 the ALERT pin will be active HIGH, and the state of the ALERT pin is inverted.

TEXAS INSTRUMENTS

www.ti.com.cn




Figure 9. Output Transfer Function Diagrams

### FAULT QUEUE (F1/F0)

A fault condition occurs when the measured temperature exceeds the user-defined limits set in the  $T_{HIGH}$  and  $T_{LOW}$  Registers. Additionally, the number of fault conditions required to generate an alert may be programmed using the Fault Queue. The Fault Queue is provided to prevent a false alert due to environmental noise. The Fault Queue requires consecutive fault measurements in order to trigger the alert function. If the temperature falls below  $T_{LOW}$ , prior to reaching the number of programmed consecutive faults limit, the count is reset to 0. Table 7 defines the number of measured faults that may be programmed to trigger an alert condition in the device.

F1	F0	CONSECUTIVE FAULTS
0	0	1
0	1	2
1	0	4
1	1	6

# Table 7. Fault Settings of the TMP100-Q1 and TMP101-Q1

### **CONVERTER RESOLUTION (R1/R0)**

The Converter Resolution Bits control the resolution of the internal Analog-to-Digital (A/D) converter. This allows the user to maximize efficiency by programming for higher resolution or faster conversion time. Table 8 identifies the Resolution Bits and relationship between resolution and conversion time.

www.ti.com.cn

R1	R0	RESOLUTION	CONVERSION TIME (typical)
0	0	9 Bits (0.5°C)	40 ms
0	1	10 Bits (0.25°C)	80 ms
1	0	11 Bits (0.125°C)	160 ms
1	1	12 Bits (0.0625°C)	320 ms

Table 8. Resolution of the TMP100-Q1 and TMP101-Q1

### **OS/ALERT (OS)**

The TMP100-Q1 and TMP101-Q1 feature a One-Shot Temperature Measurement Mode. When the device is in Shutdown Mode, writing a 1 to the OS/ALERT bit will start a single temperature conversion. The device will return to the shutdown state at the completion of the single conversion. This is useful to reduce power consumption in the TMP100-Q1 and TMP101-Q1 when continuous monitoring of temperature is not required.

Reading the OS/ALERT bit will provide information about the Comparator Mode status. The state of the POL bit will invert the polarity of data returned from the OS/ALERT bit. For POL = 0, the OS/ALERT will read as 1 until the temperature equals or exceeds  $T_{HIGH}$  for the programmed number of consecutive faults, causing the OS/ALERT bit to read as 0. The OS/ALERT bit will continue to read as 0 until the temperature falls below  $T_{LOW}$  for the programmed number of consecutive faults below TLOW for the status of the OS/ALERT bit.

### HIGH AND LOW LIMIT REGISTERS

In Comparator Mode (TM = 0), the ALERT pin of the TMP101-Q1 becomes active when the temperature equals or exceeds the value in  $T_{HIGH}$  and generates a consecutive number of faults according to fault bits F1 and F0. The ALERT pin will remain active until the temperature falls below the indicated  $T_{LOW}$  value for the same number of faults.

In Interrupt Mode (TM = 1) the ALERT Pin becomes active when the temperature equals or exceeds  $T_{HIGH}$  for a consecutive number of fault conditions. The ALERT pin remains active until a read operation of any register occurs or the device successfully responds to the SMBus Alert Response Address. The ALERT pin will also be cleared if the device is placed in Shutdown Mode. Once the ALERT pin is cleared, it will only become active again by the temperature falling below  $T_{LOW}$ . When the temperature falls below  $T_{LOW}$ , the ALERT pin will become active and remain active until cleared by a read operation of any register or a successful response to the SMBus Alert Response Address. Once the ALERT pin is cleared, the above cycle will repeat with the ALERT pin becoming active when the temperature equals or exceeds  $T_{HIGH}$ . The ALERT pin can also be cleared by resetting the device with the General Call Reset command. This will also clear the state of the internal registers in the device returning the device to Comparator Mode (TM = 0).

Both operational modes are represented in . Table 9 and Table 10 describe the format for the  $T_{HIGH}$  and  $T_{LOW}$  registers. Power-up Reset values for  $T_{HIGH}$  and  $T_{LOW}$  are:  $T_{HIGH} = 80^{\circ}$ C and  $T_{LOW} = 75^{\circ}$ C. The format of the data for  $T_{HIGH}$  and  $T_{LOW}$  is the same as for the Temperature Register.

BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	H11	H10	H9	H8	H7	H6	H5	H4
BYTE	D7	D6	D5	D4	D3	D2	D1	D0
2	H3	H2	H1	HO	0	0	0	0

### Table 9. Bytes 1 and 2 of $T_{\text{HIGH}}$ Register

		1						
BYTE	D7	D6	D5	D4	D3	D2	D1	D0
1	L11	L10	L9	L8	L7	L6	L5	L4
BYTE	D7	D6	D5	D4	D3	D2	D1	D0
2	L3	L2	L1	L0	0	0	0	0



All 12 bits for the Temperature,  $T_{HIGH}$ , and  $T_{LOW}$  registers are used in the comparisons for the ALERT function for all converter resolutions. The three LSBs in  $T_{HIGH}$  and  $T_{LOW}$  can affect the ALERT output even if the converter is configured for 9-bit resolution.

### SERIAL INTERFACE

The TMP100-Q1 and TMP101-Q1 operate only as slave devices on the I<sup>2</sup>C bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The TMP100-Q1 and TMP101-Q1 support the transmission protocol for fast (up to 400 kHz) and high-speed (up to 3.4 MHz) modes. All data bytes are transmitted most significant bit first.

### SERIAL BUS ADDRESS

To program the TMP100-Q1 and TMP101-Q1, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation. The TMP100-Q1 features two address pins to allow up to eight devices to be addressed on a single I<sup>2</sup>C interface. Table 11 describes the pin logic levels used to properly connect up to eight devices. Float indicates the pin is left unconnected. The state of pins ADD0 and ADD1 is sampled on the first I<sup>2</sup>C bus communication and should be set prior to any activity on the interface.

ADD1	ADD0	SLAVE ADDRESS
0	0	1001000
0	Float	1001001
0	1	1001010
1	0	1001100
1	Float	1001101
1	1	1001110
Float	0	1001011
Float	1	1001111

# Table 11. Address Pins and Slave Addresses for the TMP100-Q1

The TMP101-Q1 features one address pin and an ALERT pin, allowing up to three devices to be connected per bus. Pin logic levels are described in Table 12. The address pins of the TMP100-Q1 and TMP101-Q1 are read after reset or in response to an I<sup>2</sup>C address acquire request. Following reading, the state of the address pins is latched to minimize power dissipation associated with detection.

The TMP101-Q1 features one address pin and an ALERT pin, allowing up to three devices to be connected per bus. Pin logic levels are described in Table 12. The address pins of the TMP100-Q1 and TMP101-Q1 are read after reset or in response to an I<sup>2</sup>C address acquire request. Following reading, the state of the address pins is latched to minimize power dissipation associated with detection.

# Table 12. Address Pins and Slave Addresses for the<br/>TMP101-Q1

ADD0	SLAVE ADDRESS
0	1001000
Float	1001001
1	1001010

### **BUS OVERVIEW**

The device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions



To address a specific device, a START condition is initiated, indicated by pulling the data-line (SDA) from a HIGH to LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and sent over eight clock pulses followed by an Acknowledge Bit. During data transfer SDA must remain stable while SCL is HIGH, as any change in SDA while SCL is HIGH will be interpreted as a control signal.

Once all data have been transferred, the master generates a STOP condition indicated by pulling SDA from LOW to HIGH, while SCL is HIGH.

### WRITING/READING TO THE TMP100-Q1 AND TMP101-Q1

Accessing a particular register on the TMP100-Q1 and TMP101-Q1 is accomplished by writing the appropriate value to the Pointer Register. The value for the Pointer Register is the first byte transferred after the I<sup>2</sup>C slave address byte with the R/W bit LOW. Every write operation to the TMP100-Q1 and TMP101-Q1 requires a value for the Pointer Register. (Refer to Figure 11.)

When reading from the TMP100-Q1 and TMP101-Q1, the last value stored in the Pointer Register by a write operation is used to determine which register is read by a read operation. To change the register pointer for a read operation, a new value must be written to the Pointer Register. This is accomplished by issuing an I<sup>2</sup>C slave address byte with the R/W bit LOW, followed by the Pointer Register Byte. No additional data are required. The master can then generate a START condition and send the I<sup>2</sup>C slave address byte with the R/W bit HIGH to initiate the read command. See Figure 12 for details of this sequence. If repeated reads from the same register are desired, it is not necessary to continually send the Pointer Register bytes as the TMP100-Q1 and TMP101-Q1 will remember the Pointer Register value until it is changed by the next write operation.

### SLAVE MODE OPERATIONS

The TMP100-Q1 and TMP101-Q1 can operate as slave receivers or slave transmitters.

### Slave Receiver Mode

The first byte transmitted by the master is the slave address, with the  $R/\overline{W}$  bit LOW. The TMP100-Q1 or TMP101-Q1 then acknowledges reception of a valid address. The next byte transmitted by the master is the Pointer Register. The TMP100-Q1 or TMP101-Q1 then acknowledges reception of the Pointer Register byte. The next byte or bytes are written to the register addressed by the Pointer Register. The TMP100-Q1 and TMP101-Q1 will acknowledge reception of each data byte. The master may terminate data transfer by generating a START or STOP condition.

### Slave Transmitter Mode

The first byte is transmitted by the master and is the slave address, with the R/W bit HIGH. The slave acknowledges reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the Pointer Register. The master acknowledges reception of the data byte. The next byte transmitted by the slave is the least significant byte. The master acknowledges reception of the data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a START or STOP condition.

### SMBus ALERT FUNCTION

The TMP101-Q1 supports the SMBus Alert function. When the TMP101-Q1 is operating in Interrupt Mode (TM = 1), the ALERT pin of the TMP101-Q1 may be connected as an SMBus Alert signal. When a master senses that an ALERT condition is present on the ALERT line, the master sends an SMBus Alert command (00011001) on the bus. If the ALERT pin of the TMP101-Q1 is active, the TMP101-Q1 will acknowledge the SMBus Alert command and respond by returning its slave address on the SDA line. The eighth bit (LSB) of the slave address byte will indicate if the temperature exceeding  $T_{HIGH}$  or falling below  $T_{LOW}$  caused the ALERT condition. For POL = 0, this bit will be LOW if the temperature is greater than or equal to  $T_{HIGH}$ . This bit will be HIGH if the temperature is less than  $T_{LOW}$ . The polarity of this bit will be inverted if POL = 1. Refer to Figure 13 for details of this sequence.



www.ti.com.cn

If multiple devices on the bus respond to the SMBus Alert command, arbitration during the slave address portion of the SMBus alert command will determine which device will clear its ALERT status. If the TMP101-Q1 wins the arbitration, its ALERT pin will become inactive at the completion of the SMBus Alert command. If the TMP101-Q1 loses the arbitration, its ALERT pin will remain active.

The TMP100-Q1 will also respond to the SMBus ALERT command if its TM bit is set to 1. Since it does not have an ALERT pin, the master needs to periodically poll the device by issuing an SMBus Alert command. If the TMP100-Q1 has generated an ALERT, it will acknowledge the SMBus Alert command and return its slave address in the next byte.

### **GENERAL CALL**

The TMP100-Q1 and TMP101-Q1 respond to the I<sup>2</sup>C General Call address (0000000) if the eighth bit is 0. The device will acknowledge the General Call address and respond to commands in the second byte. If the second byte is 00000100, the TMP100-Q1 and TMP101-Q1 will latch the status of their address pins, but will not reset. If the second byte is 00000110, the TMP100-Q1 and TMP101-Q1 will latch the status of their address pins and reset their internal registers.

### POR (POWER-ON RESET)

The TMP100-Q1 and TMP101-Q1 both have on-chip power-on reset circuits that reset the device to default settings when the device is powered on. This circuit activates when the power supply is less than 0.3 V for more than 100 ms. If the TMP100-Q1 and TMP101-Q1 are powered down by removing supply voltage from the device, but the supply voltage is not assured to be less than 0.3 V, it is recommended to issue a General Call reset command on the l<sup>2</sup>C interface bus to ensure that the TMP100-Q1 and TMP101-Q1 are completely reset.

### HIGH-SPEED MODE

In order for the I<sup>2</sup>C bus to operate at frequencies above 400kHz, the master device must issue an Hs-mode master code (00001XXX) as the first byte after a START condition to switch the bus to high-speed operation. The TMP100-Q1 and TMP101-Q1 will not acknowledge this byte as required by the I<sup>2</sup>C specification, but will switch their input filters on SDA and SCL and their output filters on SDA to operate in Hs-mode, allowing transfers at up to 3.4 MHz. After the Hs-mode master code has been issued, the master will transmit an I<sup>2</sup>C slave address to initiate a data transfer operation. The bus will continue to operate in Hs-mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP100-Q1 and TMP101-Q1 will switch their input and output filters back to fast-mode operation.

### TIMING DIAGRAMS

The TMP100-Q1 and TMP101-Q1 are I<sup>2</sup>C and SMBus compatible. Figure 10, Figure 11, Figure 12, and Figure 13 describe the various operations on the TMP100-Q1 and TMP101-Q1. Bus definitions are given below. Parameters for Figure 5 are defined in Table 13.

Bus Idle: Both SDA and SCL lines remain HIGH.

**Start Data Transfer:** A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition. Each data transfer is initiated with a START condition.

**Stop Data Transfer:** A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition. Each data transfer is terminated with a repeated START or STOP condition.

**Data Transfer:** The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.


**Acknowledge:** Each receiving device, when addressed, is obliged to generate an Acknowledge bit. A device that acknowledges must pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the Acknowledge clock pulse. Setup and hold times must be taken into account. On a master receive, the termination of the data transfer can be signaled by the master generating a Not-Acknowledge on the last byte that has been transmitted by the slave.



### www.ti.com.cn

			FAST M	ODE	HIGH-SPEED	UNITS						
	PARAMETER	MIN	MAX	MIN	MAX							
f <sub>(SCLK)</sub>	SCLK operating frequency			0.4		3.4	MHz					
t <sub>(BUF)</sub>	Bus free time between STOP and STA	ART conditions	600		160		ns					
t <sub>(HDSTA)</sub>	Hold time after repeated START condi first clock is generated.	tion. After this period, the	600		160		ns					
t <sub>(SUSTA)</sub>	Repeated START condition setup time	)	600		160		ns					
t <sub>(SUSTO)</sub>	STOP condition setup time		600		160		ns					
t <sub>(HDDAT)</sub>	Data HOLD time		0		0		ns					
t(SUDAT)	Data setup time		100		10		ns					
t <sub>(LOW)</sub>	SCLK clock LOW period		1300		160		ns					
t <sub>(HIGH)</sub>	SCLK clock HIGH period		600		60		ns					
t <sub>F</sub>	Clock/data fall time			300		160	ns					
t <sub>R</sub>			300		160							
	Clock/data rise time	for SCLK ≤ 100 kHz		1000			ns					

## I<sup>2</sup>C TIMING DIAGRAMS





## Figure 10. I<sup>2</sup>C Timing Diagram


TEXAS INSTRUMENTS


### ZHCS469-SEPTEMBER 2011

www.ti.com.cn











TMP100-Q1 TMP101-Q1

ZHCS469-SEPTEMBER 2011




Figure 13. Timing Diagram for SMBus ALERT



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMP101NAQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DUGQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## **DBV0006A**



## **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




## **DBV0006A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## **DBV0006A**

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司