

LMV242 Dual Output, Quad-Band GSM/GPRS Power Amplifier Controller

Check for Samples: [LMV242](#)

FEATURES

- Support of InGaP HBT, Bipolar Technology
- Quad-Band Operation
- Shutdown Mode for Power Save in R_x Slot
- Integrated Ramp Filter
- 50 dB RF Detector
- GPRS Compliant
- External Loop Compensation Option
- Accurate Temperature Compensation
- WSON Package 3x3 mm and Fully Tested Die Sales

APPLICATIONS

- GSM/GPRS/TDMA/TD-SCDMA Mobile Phone
- Pulse RF Control
- Wireless LAN
- GSM/GPRS Power Amplifier Module
- Transmit Module

DESCRIPTION

The LMV242 is a power amplifier (PA) controller intended for use within an RF transmit power control loop in GSM/GPRS mobile phones. The LMV242 supports all single-supply PA's including InGaP, HBT and bipolar power amplifiers. The device operates with a single supply from 2.6V to 5.5V.

Included in the PA controller are an RF detector, a ramp filter and two selectable output drivers that function as error amplifiers for two different bands. The LMV242 input interface consists two analog and two digital inputs. The analog inputs are the RF input, Ramp voltage input. The digital inputs perform the function of "Band Select" and "Shutdown/Transmit Enable" respectively. The "Band Select" function enables either of two outputs, namely OUT1 when BS = High, or output OUT2 when BS = Low. The output that is not enabled is pulled low to the minimum output voltage. The LMV242 is active in the case TX_EN = High. When TX_EN = Low the device is in a low power consumption shutdown mode. During shutdown both outputs will be pulled low to the minimum output voltage. Individual PA characteristics are accommodated by a user selectable external RC combination.

The LMV242 is offered in fully tested die form as well as in a 10-lead WSON package and is therefore especially suitable for small footprint PA module solutions.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2004–2013, Texas Instruments Incorporated

TYPICAL APPLICATION



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾⁽²⁾

Supply Voltage	V _{DD} - GND	6.5V Max
ESD Tolerance ⁽³⁾	Human Body Model	2 kV
	Machine Model	200V
Storage Temperature Range		-65°C to 150°C
Junction Temperature ⁽⁴⁾		150°C Max
Mounting Temperature	Infrared or convection (20 sec)	235°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the [2.6V ELECTRICAL CHARACTERISTICS](#).
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
- (3) Human body model: 1.5 kΩ in series with 100 pF.
- (4) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA} and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A)/θ_{JA}. All numbers apply for packages soldered directly into a PC board.

OPERATING RATINGS ⁽¹⁾

Supply Voltage	2.6V to 5.5V
Operating Temperature Range	-40°C to +85°C
V _{RAMP} Voltage Range	0V to 2V
RF Frequency Range	450 MHz to 2 GHz

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the [2.6V ELECTRICAL CHARACTERISTICS](#).

2.6V ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all limits are specified to $T_J = 25^\circ\text{C}$. $V_{DD} = 2.6\text{V}$. **Boldface** limits apply at temperature extremes ⁽¹⁾.

Symbol	Parameter	Condition	Min	Typ	Max	Units
I_{DD}	Supply Current	$V_{OUT} = (V_{DD} - GND)/2$		6.9	9 12	mA
		In Shutdown (TX_EN = 0V) $V_{OUT} = (V_{DD} - GND)/2$		0.2	30	μA
V_{HIGH}	Logic Level to Enable Power	See ⁽²⁾	1.8			V
V_{LOW}	Logic Level to Disable Power	See ⁽²⁾			0.8	V
T_{ON}	Turn-on-Time from Shutdown			3.6	6	μs
I_{EN}, I_{BS}	Current into TX_EN and BS Pin			0.03	5	μA
RAMP Amplifier						
V_{RD}	V_{RAMP} Deadband		155	206	265	mV
$1/R_{RAMP}$	Transconductance	See ⁽³⁾	70	96	120	$\mu\text{A/V}$
I_{OUT_RAMP}	Ramp Amplifier Output Current	$V_{RAMP} = 2\text{V}$	100	162		μA
RF Input						
P_{IN}	RF Input Power Range ⁽⁴⁾	20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-50 0		dBm
				-63 -13		dBV
	Logarithmic Slope ⁽⁵⁾	@ 900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.74		$\mu\text{A/dB}$
		@ 1800 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.62		
		@ 1900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.60		
		@ 2000 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.59		
	Logarithmic Intercept ⁽⁵⁾	@ 900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-50.4		dBm
		@ 1800 MHz, 20 k Ω // 68 if between V_{COMP1} and V_{COMP2}		-52.3		
		@ 1900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-51.9		
		@ 2000 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-52.3		
R_{IN}	DC Resistance	See ⁽³⁾		55.7		Ω
Error Amplifier						
GBW	Gain-Bandwidth Product	See ⁽³⁾		5.1		MHz
V_O	Output Swing from Rail	From Positive Rail, Sourcing, $I_O = 7\text{ mA}$		47	90 115	mV
		From Negative Rail Sinking, $I_O = -7\text{ mA}$		52	90 115	
I_O	Output Short Circuit Current ⁽⁶⁾	Sourcing, $V_O = 2.4\text{V}$	10	29.5		mA
		Sinking, $V_O = 0.2\text{V}$	10	27.1		

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) All limits are specified by design or statistical analysis.
- (3) Typical values represent the most likely parametric norm.
- (4) Power in dBV = dBm + 13 when the impedance is 50 Ω .
- (5) Slope and intercept are calculated from graphs " V_{OUT} vs. RF input power" where the current is obtained by division of the voltage by 20 k Ω .
- (6) The output is not short circuit protected internally. External protection is necessary to prevent overheating and destruction or adverse reliability.

2.6V ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified, all limits are specified to $T_J = 25^\circ\text{C}$. $V_{DD} = 2.6\text{V}$. **Boldface** limits apply at temperature extremes ⁽¹⁾.

Symbol	Parameter	Condition	Min	Typ	Max	Units
e_n	Output Referred Noise	$f_{\text{MEASURE}} = 10\text{ KHz}$, RF Input = 1800 MHz, -10 dBm, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2} , $V_{\text{OUT}} = 1.4\text{V}$, set by V_{RAMP} , ⁽³⁾		700		$\text{nV}/\sqrt{\text{Hz}}$
SR	Slew Rate		2.1	4.4		$\text{V}/\mu\text{s}$

5.0V ELECTRICAL CHARACTERISTICS

Unless otherwise specified, all limits are specified to $T_J = 25^\circ\text{C}$. $V_{DD} = 5.0\text{V}$. **Boldface** limits apply at temperature extremes ⁽¹⁾.

Symbol	Parameter	Condition	Min	Typ	Max	Units
I_{DD}	Supply Current	$V_{\text{OUT}} = (V_{DD} - \text{GND})/2$		7.8	12 15	mA
		In Shutdown (TX_EN = 0V) $V_{\text{OUT}} = (V_{DD} - \text{GND})/2$		0.4	30	μA
V_{HIGH}	Logic Level to Enable Power	See ⁽²⁾	1.8			V
V_{LOW}	Logic Level to Disable Power	See ⁽²⁾			0.8	V
T_{ON}	Turn-on-Time from Shutdown			1.5	6	μs
$I_{\text{EN}}, I_{\text{BS}}$	Current into TX_EN and BS Pin			0.03	5	μA
RAMP Amplifier						
V_{RD}	V_{RAMP} Deadband		155	206	265	mV
$1/R_{\text{RAMP}}$	Transconductance	See ⁽³⁾	70	96	120	$\mu\text{A}/\text{V}$
$I_{\text{OUT RAMP}}$	Ramp Amplifier Output Current	$V_{\text{RAMP}} = 2\text{V}$	100	168		μA
RF Input						
P_{IN}	RF Input Power Range ⁽⁴⁾	20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-50 0		dBm
				-63 -13		dBV
	Logarithmic Slope ⁽⁵⁾	@ 900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.79		$\mu\text{A}/\text{dB}$
		@ 1800 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.69		
		@ 1900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.67		
		@ 2000 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-1.65		
	Logarithmic Intercept ⁽⁵⁾	@ 900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-50.2		dBm
		@ 1800 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-52.5		
		@ 1900 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-52.5		
		@ 2000 MHz, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2}		-52.9		
R_{IN}	DC Resistance	See ⁽³⁾		55.7		Ω
Error Amplifier						

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$.
- (2) All limits are specified by design or statistical analysis.
- (3) Typical values represent the most likely parametric norm.
- (4) Power in dBV = dBm + 13 when the impedance is 50 Ω .
- (5) Slope and intercept are calculated from graphs " V_{OUT} vs. RF input power" where the current is obtained by division of the voltage by 20 k Ω .


5.0V ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise specified, all limits are specified to $T_J = 25^\circ\text{C}$. $V_{DD} = 5.0\text{V}$. **Boldface** limits apply at temperature extremes ⁽¹⁾.


Symbol	Parameter	Condition	Min	Typ	Max	Units
GBW	Gain-Bandwidth Product	See ⁽³⁾		5.7		MHz
V_O	Output Swing from Rail	From Positive Rail, Sourcing, $I_O = 7\text{ mA}$		31	80 105	mV
		From Negative Rail Sinking, $I_O = -7\text{ mA}$		35	80 105	
I_O	Output Short Circuit Current ⁽⁶⁾	Sourcing, $V_O = 4.8\text{V}$	15	31.5		mA
		Sinking, $V_O = 0.2\text{V}$	15	31.5		
e_n	Output Referred Noise	$f_{\text{MEASURE}} = 10\text{ kHz}$, RF Input = 1800 MHz, -10dBm, 20 k Ω // 68 pF between V_{COMP1} and V_{COMP2} , $V_{\text{OUT}} = 1.4\text{V}$, set by V_{RAMP} , ⁽³⁾		770		nV/ $\sqrt{\text{Hz}}$
SR	Slew Rate		2.5	4.9		V/ μs

(6) The output is not short circuit protected internally. External protection is necessary to prevent overheating and destruction or adverse reliability.

CONNECTION DIAGRAM



**Figure 1. WSON-10
Top View**



**Figure 2. Bond Pad Layout
Top View**

BOND PAD MECHANICAL DIMENSIONS⁽¹⁾

Signal Name	Pad Number	X/Y Coordinates		Pad Size	
		X	Y	X	Y
Out 1	1	-281	617	92	92
Out 2	2	-281	490	92	92
Comp2	3	-281	363	92	92
V _{DD}	4	-281	236	92	92
RF _{IN}	5	-281	-617	92	92
V _{RAMP}	6	281	-617	92	92
TX_EN	7	281	-360	92	92
BS	8	281	-118	92	92
Comp1	9	281	20	92	92
GND	10	281	187	92	92


(1) Dimensions of the bond pad coordinates are in μm . Origin of the coordinates: center of the die. Coordinates refer to the center of the bond pad.

PIN DESCRIPTIONS⁽¹⁾

	Pin	Name	Description
Power Supply	4	V _{DD}	Positive Supply Voltage
	10	GND	Power Ground
Digital Inputs	7	TX_EN	Schmitt-triggered logic input. A LOW shuts down the whole chip for battery saving purposes. A HIGH enables the chip.
	8	BS	Schmitt-triggered Band Select pin. When BS = H, channel 1 (OUT1) is selected, when BS = L, channel 2 (OUT2) is selected.
Analog Inputs	5	RF _{IN}	RF Input connected to the Coupler output with optional attenuation to measure the Power Amplifier (PA) / Antenna RF power levels.
	6	V _{RAMP}	Sets the RF output power level. The useful input voltage range is from 0.2V to 1.8V, although voltages from 0V to V _{DD} are allowed.
Compensation	9	Comp1	Connects an external RC network between the Comp1 pin and the Comp2 pin for an overall loop compensation and to control the closed loop frequency response. Conventional loop stability techniques can be used in selecting this network, such as Bode plots. A good starting value for the RC combination will be C = 68 pF and R = 0 Ω .
	3	Comp2	Frequency compensation pin. The BS signal switches this pin either to OUT1 or to OUT2.
Output	1	Out1	This pin is connected to the PA of either channel 1 or channel 2.
	2	Out2	

- (1) 1. All inputs and outputs are referenced to GND (pin 10).
 2. For the digital inputs, a LOW is < 0.8V and a HIGH is > 1.8V.
 3. RF power detection is performed internally in the LMV242 and only an RF power coupler with optional extra attenuation has to be used.

BLOCK DIAGRAM



TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise specified, $V_{DD} = +2.6V$, $T_J = 25^\circ C$.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified, $V_{DD} = +2.6V$, $T_J = 25^\circ C$.

**Logarithmic Slope
vs.
Frequency**




Figure 9.

**Logarithmic Intercept
vs.
Frequency**




Figure 10.

**RF Input Impedance
vs.
Frequency @ Resistance and Reactance**




Figure 11.

**Gain and Phase
vs.
Frequency**




Figure 12.

**I_{COMP}
vs.
 V_{RAMP}**




Figure 13.

**P_{IN}
vs.
 V_{RAMP}**




Figure 14.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified, $V_{DD} = +2.6V$, $T_J = 25^\circ C$.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise specified, $V_{DD} = +2.6V$, $T_J = 25^\circ C$.




Figure 21.




Figure 22.




Figure 23.




Figure 24.

APPLICATION SECTION

POWER CONTROL PRINCIPLES

The LMV242 is a member of the power loop controller family of TI, for quad-band TDMA/GSM solutions. The [typical application diagram](#) demonstrates a basic approach for implementing the quad-band solution around an RF Power Amplifier (PA). The LMV242 contains a 50 dB Logamp detector and interfaces directly with the directional coupler.

The LMV242 Base Band (control-) interface consists of 3 signals: TX_EN to enable the device, BS to select either output 1 or output 2 and V_{RAMP} to set the RF output power to the specified level. The LMV242 gives maximum flexibility to meet GSM frequency- and time mask criteria for many different single supply Power Amplifier types like HBT or MesFET in GaAs, SiGe or Si technology. This is accomplished by the programmable Ramp characteristic from the Base Band and the TX_EN signal along with the external compensation capacitor.

POWER AMPLIFIER CONTROLLED LOOP

This section gives a general overview and understanding of how a typical Power Amplifier control loop works and how to solve the most common problems confronted in the design.

General Overview

The key benefit of a PA control loop circuit is its immunity to changes in the PA gain control function. When a PA controller is used, the relationship between gain and gain control voltage (V_{APC}) of the PA is of no consequence to the overall transfer function. It is a function of the controller's V_{RAMP} voltage. Based upon the value of V_{RAMP} , the PA controller will set the gain control voltage of the PA to a level that is necessary to produce the desired output level. Any temperature dependency in the PA gain control function will be eliminated. Also, non-linearity's in the gain transfer function of the PA do not appear in the overall transfer function (P_{OUT} vs. V_{RAMP}). The only requirement is that the gain control function of the PA has to be monotonic. To achieve this, it is crucial, that the LMV242's detector is temperature stable.

Typical PA Closed Loop Control Setup

A typical setup of PA control loop is depicted in [Figure 25](#). Beginning at the output of the Power Amplifier (PA), this signal is fed, usually via a directional coupler, to a detector. The error between the detector output current I_{DET} and the ramp current I_{RAMP} , representing the selected power setting, drives the inverting input of an op amp, configured as an integrator. A reference voltage drives the non-inverting input of the op amp. Finally the output of the integrator op amp drives the gain control input of the power amplifier, which sets the output power. The loop is stabilized when I_{DET} is equal to I_{RAMP} . Lets examine how this circuit works in detail.




Figure 25. PA Control Loop

We will assume initially that the output of the PA is at some low level and that the V_{RAMP} voltage is at 1V. The V/I converter converts the V_{RAMP} voltage to a sinking current I_{RAMP} . This current can only come from the integrator capacitor C. Current flow from this direction increases the output voltage of the integrator. The output voltage, which drives the V_{APC} of the PA, increases the gain (we assume that the PA's gain control input has a positive sense, that is, increasing voltage increases gain). The gain will increase, thereby increasing the amplifier's output level until the detector output current equals the ramp current I_{RAMP} . At that point, the current through the capacitor will decrease to zero and the integrator output will be held constant, thereby settling the loop. If capacitor charge is lost over time, output voltage will decrease. However, this leakage will quickly be corrected by additional current from the detector. The loop stabilizes to $I_{DET} = I_{RAMP}$ thereby creating a direct relation between the V_{RAMP} set voltage and the PA output power, independent of the PA's V_{APC} - P_{OUT} characteristics.


Power Control Over Wide Dynamic Range

The circuit as described so far, has been designed to produce a temperature independent output power level. If the detector has a high dynamic range, the circuit can precisely set PA output levels over a wide power range. To set a PA output power level, the reference voltage, V_{RAMP} , is varied. To estimate the response of P_{OUT} vs. V_{RAMP} , P_{IN} vs. V_{RAMP} of the LMV242 should be known ($P_{OUT} = P_{IN} + \text{attenuation}$ as discussed in [ATTENUATION BETWEEN COUPLER AND LMV242 DETECTOR](#)).

The relation between P_{IN} and V_{RAMP} can be constructed out of 2 curves:

- I_{COMP} vs. V_{RAMP}
- V_{OUT} vs. RF Input Power (detection curve)

I_{OUT} can be calculated by dividing the V_{OUT} of the detection curve by the feedback resistor used for measuring. With the knowledge that $I_{COMP} = I_{OUT}$ in a closed loop the resulting function P_{IN} vs. V_{RAMP} is shown in [Figure 26](#). Extra attenuation should be inserted between PA output and LMV242's P_{IN} to match their dynamic ranges.

Figure 26. P_{IN} vs. V_{RAMP}

Using a closed loop to control the PA has benefits over the use of a directly controlled PA. Non-linearity's and temperature variations present in the PA transfer function do not appear in the overall transfer function, P_{OUT} vs. V_{RAMP}. The response of a typical closed loop is given in Figure 27. The shape of this curve is determined by the response of the controller's detector. Therefore the detector needs to be accurate, temperature stable and preferably linear in dB to achieve an accurately controlled output power. The only requirement for the control loop is that the gain control function of the PA has to be monotonic. With a linear in dB detector, the relation between V_{RAMP} and PA output power becomes linear in dB as well, which makes calibration of the system easy.




Figure 27. Closed Loop Response

The response time of the loop can be controlled by varying the RC time constant of the integrator. Setting this at a low level will result in fast output settling but can result in ringing in the output envelope. Setting the RC time constant to a high value will give the loop good stability but will increase settling time.

ATTENUATION BETWEEN COUPLER AND LMV242 DETECTOR

Figure 28 shows a practical RF power control loop realized by using TI's LMV242 with integrated RF detector. The RF signal from the PA passes through a directional coupler on its way to the antenna. Directional couplers are characterized by their coupling factor, which is in the 10 dB to 30 dB range, typical 20 dB. Because the coupled output must in its own right deliver some power (in this case to the detector), the coupling process takes some power from the main output. This manifests itself as insertion loss, the insertion loss being higher for lower coupling factors.

It is very important to choose the right attenuation between PA output and detector input to achieve power control over the full output power range of the PA. A typical value for the output power of the PA is +35.5 dBm for GSM and +30 dBm for PCS/DCS. In order to accommodate these levels into the LMV242 detection range the minimum required total attenuation is about 35 dBm (please refer to [typical performance characteristics](#) in the datasheet and [Figure 26](#)). A typical coupler factor is 20 dB. An extra attenuation of about 15 dB should be inserted.

Extra attenuation Z between the coupler and the RF input of the LMV242 can be achieved by 2 resistors R_X and R_Y according to [Figure 27](#), where

$$Z = 20 \text{ LOG } (R_{IN} / [R_{IN} + R_Y]) \quad (1)$$

or

$$R_Y = R_{IN} \cdot \left(10^{\frac{Z}{20}} - 1 \right) \quad (2)$$

e.g. $R_Y = 300\Omega$ results in an attenuation of 16.9 dB.

To prevent reflection back to the coupler the impedance seen by the coupler should be 50Ω (R_O). The impedance consists of R_X in parallel with $R_Y + R_{IN}$. R_X can be calculated with the formula:

$$R_X = [R_O * (R_Y + R_{IN})] / R_Y \quad (3)$$

$$R_X = 50 * [1 + (50 / R_Y)] \quad (4)$$

e.g. with $R_Y = 300\Omega$, $R_{IN} = 50\Omega \rightarrow R_X = 58\Omega$.




Figure 28. Simplified PA Control Loop with Extra Attenuation

BASEBAND CONTROL OF THE LMV242

The LMV242 has 3 baseband-controlled inputs:

- V_{RAMP} signal (Base band DAC ramp signal)
- TX_EN is a digital signal (performs the function “Shutdown/Transmit Enable”).
- Band Select (BS)

V_{RAMP} Signal

The actual V_{RAMP} input value sets the RF output power. By applying a certain mask shape to the “Ramp in” pin, the output voltage level of the LMV242 is adjusting the PA control voltage to get a power level (P_{OUT}/dBm) out of the PA, which is proportional to the single ramp voltage steps. The recommended V_{RAMP} voltage range for RF power control is 0.2V to 2.0V. The V_{RAMP} input will tolerate voltages from 0V to V_{DD} without malfunction or damage. The V_{RAMP} input does not change the output level until the level reaches about 206 mV, so offset voltages in the DAC or amplifier supplying the R_{AMP} signal will not cause excess RF signal output and increased power consumption.

Transmit Enable

Power consumption requirements are supported by the TX_EN function, which puts the entire chip into a power saving mode to enable maximum standby and talk time while ensuring the output does not glitch excessively during Power-up and Power-down. The device will be active in the case TX_EN = High, or otherwise go to a low power consumption shutdown mode. During shutdown the output is pulled low to minimize the output voltage.

Band Select

The LMV242 is especially suitable for PA control loops with 2 PA's. The 2 outputs to steer the V_{APCS} of the PA's can be controlled with the band select pin. When the band select is LOW output2 is selected, while output1 is selected when band select is HIGH. The not-selected output is pulled low.

Analog Output

The output is driven by a rail-to-rail amplifier capable of both sourcing and sinking. Several curves are given in the [Typical performance characteristics](#) section regarding the output. The output voltage vs. sourcing/sinking current curves show the typical voltage drop from the rail over temperature. The sourcing/sinking current vs. output voltage characteristics show the typical charging/discharging current, which the output is capable of delivering at a certain voltage. The output is free from glitches when enabled by TX_EN. When TX_EN is low, the selected output voltage is fixed or near GND.

FREQUENCY COMPENSATION

To compensate and prevent the closed loop arrangement from oscillations and overshoots at the output of the RF detector/error amplifier of the LMV242, the system can be adjusted by means of external RC components connected between Comp1 and Comp2. Exact values heavily depend on PA characteristics. A good starting point is $R = 0\Omega$ and $C = 68\text{ pF}$. The vast combination of PA's and couplers available preclude a generalized formula for choosing these components. Additional frequency compensation of the closed loop system can be achieved by adding a resistor (and if needed an inductor) between the LMV242's output and the V_{APC} input of the PA. Please contact TI for additional support.

TIMING DIAGRAM

In order to meet the timemask specifications for GSM, a good timing between the control signals and the RF signal is essential. According to the specifications the PA's RF output power needs to ramp within 28 μsec with minimum overshoot. To achieve this, the output of the PA controller should ramp at the same time as the RF signal from the Base Band. The ramp signal sets the controllers output to the required value, where the loop needs a certain time to set this output. Therefore the ramp should be set high some time before the output has to be high. How much time depends on the setup and the PA used. If the controllers shutdown functionality is used, the shutdown should be set high about 6 μsec before the ramp is set high.

The control loop can be configured by the following variables:

- Lead time TX_EN event vs. start GSM burst
- Lead time V_{RAMP} vs. start GSM burst
- Ramp profile
- Loop compensation




Figure 29. Timing V_{RAMP} vs. RF Signal




Figure 30. 10-Pad Bare Die

Die / Wafer Characteristics

Fabrication Attributes	
Physical Die Identification	LMV242A
Die Step	A

Physical Attributes	
Wafer Diameter	200 mm
Die Size (Drawn)	889 μm x 1562 μm
	35.0 mils x 61.5 mils
Thickness	216 μm Nominal
Min Pitch	123 μm Nominal

Table 1. General Die Information

Bond Pad Opening Size (min)	92 μm x 92μm
Bond Pad Metallization	0.5% Copper_Bal. Aluminum
Passivation	VOM Nitride
Back Side Metal	Bare Back
Back Side Connection	Floating

NOTE

Actual die size is rounded to the nearest micron

REVISION HISTORY

Changes from Revision B (May 2013) to Revision C	Page
• Changed layout of National Data Sheet to TI format	18

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV242LD/NOPB	ACTIVE	WSO	NGY	10	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	242LD	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV242LD/NOPB	WSO	NGY	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV242LD/NOPB	WS0N	NGY	10	1000	210.0	185.0	35.0


NGY0010A



RECOMMENDED LAND PATTERN
1:1 RATION WITH PKG SOLDER PADS



DIMENSIONS ARE IN MILLIMETERS



LDA10A (Rev B)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated